



5. DRS4 Evaluation Board V4 Schematics




DRS4 Evaluation Board V4	
Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5252 Villigen PSI	INPUT SMA Rev 0.1
Date Mai 2011	Drawn by HU32/RS32
Filename DRS4_Evaluation_Board_SchMet.sch of 6	

DRS-4




DRS4 Evaluation Board V4		
Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	DRS4	Rev 0.1
Date Mai 2011	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_SWT.sc6 of 6		


DRS4 Evaluation Board User's Manual




DRS4 Evaluation Board V4		Rev 0.1
Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI		ADC, DAC, EEPROM
Date Mai 2011	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_SchT.sc5 of 6		



DRS4 Evaluation Board User's Manual



DRS4 Evaluation Board V4		Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	USB FPGA	Rev 0.1
Date Mai 2011	Drawn by HU32/RS32			
Filename DRS4_Evaluation_Board_Sch1.sc5		Sheet 5 of 6		



+3.3V CPU, FPGA, ADC (digital)

+3.3VANA ADC DAC

+2.5V AVDD DRS4 (analog)

+2.5V DVDD, DRS4, FPGA (digital)

+1.2V FPGA (INT)

FP1
FP_1MM
FP2
FP_1MM

HU32_11_2_2

DRS4 Evaluation Board V4		
Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	POWER	Rev 0.1
Date Mai 2011	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_SchT.sc6 of 6		