




DRS4 Evaluation Board V5.1




DRS4 Evaluation Board V5.1

 Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	BLOCK DIAGRAM	Rev 1.0 CT
	Date Nov. 2016	Drawn by HU32/RS32
Filename DRS4_Evaluation_Board_Schematics.ct.scf 7		

INPUT / MUX / Buffer



CTRL	Signal Path
0	RF2 to RFC, Input
1	RF1 to RFC, TCA




DRS4 Evaluation Board V5.1

Paul Scherrer Institut
Department TEM
Lab for Electronics (11414)
5232 Villigen PSI


Rev 1.0 CT

Date Nov. 2016
Drawn by HU32/RS32


Filename DRS4_Evaluation_Board_V5.1.ct.scdf 7




DRS4



Trigger




TCA




DRS4 Evaluation Board V5.1





Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232, Villigen PSI	DRS4	Rev 1.0 CT
	Date Nov. 2016	Drawn by HU32/RS32

Filename DRS4_Evaluation_Board_V5.1_C3.scf 7



DRS4 Evaluation Board V5.1		Rev
 Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI		1.0 CT
Date Nov. 2016	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_V5.1_07.scdf		7

TTL INPUT/OUTPUT




(to DRS4)


A0	1	OJ14	A0
A1	1	OJ15	A1
A2	1	OJ16	A2
A3	1	OJ17	A3
REFCLK_P	1	OJ19	REFCLK_P
REFCLK_M	1	OJ20	REFCLK_M
PULLCK	1	OJ21	PULLCK
DWRITE	1	OJ22	DWRITE
DENABLE	1	OJ23	DENABLE
WSRIN	1	OJ24	WSRIN
WSROUT	1	OJ25	WSROUT
SRROUT	1	OJ26	SRROUT
SRIN	1	OJ27	SRIN
SRCLK	1	OJ28	SRCLK
RSRLoad	1	OJ29	RSRLoad
TCA_CTRL	1	OJ31	TCA_CTRL
	1	OJ32	RES
	1	OJ33	RES


WSRIN	<input type="checkbox"/>
DWRITE	<input type="checkbox"/>
REFCLK_M	<input type="checkbox"/>
NC	<input type="checkbox"/>
SCLK	<input type="checkbox"/>
DACCS	<input type="checkbox"/>
ECCS	<input type="checkbox"/>
DENABLE	<input type="checkbox"/>
REFCLK_P	<input type="checkbox"/>
PULLCK	<input type="checkbox"/>
A3	<input type="checkbox"/>
SDO	<input type="checkbox"/>
SDI	<input type="checkbox"/>
TSCS	<input type="checkbox"/>
GND	<input type="checkbox"/>
CAL	<input type="checkbox"/>
NC	<input type="checkbox"/>
SRROUT	<input type="checkbox"/>
SRIN	<input type="checkbox"/>
A0	<input type="checkbox"/>
A1	<input type="checkbox"/>
ADCCLK	<input type="checkbox"/>
TCA_CTRL	<input type="checkbox"/>
WSROUT	<input type="checkbox"/>
SRCLK	<input type="checkbox"/>
RSRLoad	<input type="checkbox"/>
A2	<input type="checkbox"/>

GND TP

DIR
L = B to A
H = A to B







Diff. Amplifier

Power Supplies

+3.3V CPU, FPGA, TCA, PROM, ADC (digital)

+3.3VANA ADC DAC OPAMP

+2.5V AVDD DRS4 (analog)

+2.5V DVDD DRS4 (digital)

DRS ON !

+2.5V DVDD, FPGA (digital)

+1.2V FPGA (INT)

FP1
FP2
FP_1MM
FP_1MM

HU32_16_2_3

DRS4 Evaluation Board V5.1

Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	POWER	Rev 1.0 CT
	Date Nov. 2016	Drawn by HU32/RS32
Filename DRS4_Evaluation_Board_Sch_07.scdf 7		