




DRS4 Evaluation Board V5







INPUT / MUX / Buffer



CTRL	Signal Path
0	RF2 to RFC, TCA
1	RF1 to RFC, Input




TTL INPUT/OUTPUT




Option *

(to DRS4)

DIR
L = B to A
H = A to B



GND TP



A0	1	OJ14	A0
A1	1	OJ15	A1
A2	1	OJ16	A2
A3	1	OJ17	A3
REFCLK_P	1	OJ19	REFCLK_P
REFCLK_M	1	OJ20	REFCLK_M
PLLCK	1	OJ21	PLLCK
DWRITE	1	OJ22	DWRITE
DENABLE	1	OJ23	DENABLE
WSRIN	1	OJ24	WSRIN
WSROUT	1	OJ25	WSROUT
SRROUT	1	OJ26	SRROUT
SRIN	1	OJ27	SRIN
SRCLK	1	OJ28	SRCLK
RSRLOAD	1	OJ29	RSRLOAD
TCA_CTRL	1	OJ31	TCA_CTRL
	1	OJ32	RES
	1	OJ33	RES

WSRIN	<input type="checkbox"/>
DWRITE	<input type="checkbox"/>
REFCLK_M	<input type="checkbox"/>
NC	<input type="checkbox"/>
SCLK	<input type="checkbox"/>
DACCS	<input type="checkbox"/>
EECS	<input type="checkbox"/>
DENABLE	<input type="checkbox"/>
REFCLK_P	<input type="checkbox"/>
PLLCK	<input type="checkbox"/>
A3	<input type="checkbox"/>
SDO	<input type="checkbox"/>
SDI	<input type="checkbox"/>
TSCS	<input type="checkbox"/>
GND	<input type="checkbox"/>
ADCLK	<input type="checkbox"/>
TCA_CTRL	<input type="checkbox"/>
WSROUT	<input type="checkbox"/>
SRCLK	<input type="checkbox"/>
RSRLOAD	<input type="checkbox"/>
A2	<input type="checkbox"/>
CAL	<input type="checkbox"/>
NC	<input type="checkbox"/>
SRROUT	<input type="checkbox"/>
SRIN	<input type="checkbox"/>
A0	<input type="checkbox"/>
A1	<input type="checkbox"/>

DRS4 Evaluation Board V5

Paul Scherrer Institut
Department TEM
Lab for Electronics (1414)
5232 Villigen PSI



IN OUT TEST POINT

Rev 0.4


Date Nov. 2013

Drawn by HU32/RS32

Filename DRS4_Evaluation_Board_V5.net.sch of 7



DRS4 Evaluation Board V5		
	Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	Rev 0.4
Date Nov. 2013	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_V5.sch	Sheet 5 of 7	



Power Supplies

+3.3V CPU, FPGA, TCA, PROM, ADC (digital)

+3.3VANA ADC DAC OPAMP

+2.5V AVDD DRS4 (analog)

+2.5V DVDD, DRS4, FPGA (digital)

+1.2V FPGA (INT)



HU32_13_2_6

DRS4 Evaluation Board V5		
	Paul Scherrer Institut Department TEM Lab for Electronics (1414) 5232 Villigen PSI	Rev 0.4
Date Nov. 2013	Drawn by HU32/RS32	
Filename DRS4_Evaluation_Board_V5.dwg	Sheet 7 of 7	